







PAGE	TITLE
01	Block Diagram
02	Power Sequence
03	Power Delivery Map
04	CPU-1: MSIC
05	CPU-2: FDI/PCIe/DMI
06	CPU-3: DDR3 CHA
07	CPU-4: DDR3 CHB
08	CPU-5: Power
09	CPU-6: GND
10	DDR3 CHA SO-DIMM1
11	Blank
12	DDR3 CHB SO-DIMM3
13	Blank
14	PCH-1: PCI
15	PCH-2: DMI/PCIe/USB
16	PCH-3: SATA/HOST/FAN
17	PCH-4: LPC/HDA/RTC/SMB/SPI
18	PCH-5/7: NVRAM/FDI
19	PCH-6: Display
20	PCH-8: Clock
21	PCH-9: Power 1
22	PCH-10: Power 2
23	PCH-11: GND
24	PCH Misc conn/Buz/ID
25	DSW
26	SPI/ XDP
27	Asset ID - PCA24S08AD
28	Display Port B
29	Display Port C
30	Audio Codec - ALC283-CG
31	LAN - Intel CLARKVILLE-LM
32	TPM - ST ST33ZP24AR28PVSH
33	SIO IT8733F
34	USB3.0 ODD CONN / Int USB
35	USB3.0 CONN x 3
36	USB3.0 x1/ USB CHARGER
37	Mini PCIE/ 2 COM PORT
38	MSATA
39	FAN CTRL
40	Buzzer/Parallel Port/BATT
41	SATA HDD
42	VGA
43	PWRGD & Bleed Off
44	Button/LED
45	SM BUS/Thermal Sensing/APS
46	Debug Port
47	Mounting Hole
48	Blank
49	DC +19V MAIN / POWER METER
50	+5V DUAL / +3.3V DUAL
51	+5V/ +3.3V/ +3.3V LPS/ ME
52	+12V
53	VCORE CONTROLLER
54	VCORE OUTPUT
55	+1.5V DDR / +VTT_DDR
56	+1.5V PCH / +1.05V PCH
57	+1.05V ME / +5V USB
58	STRAPPING PIN
59	PCH GPIO TABLE
60	SIO GPIO TABLE
61	Change List
62	Change List2





NonM3 capable platform assumed for drawing. PCH_PWROK and APWROK tied together







POWER CONN
















XU1G		
HASWELL		
AP11	VSS_AP11	AW32
AP14	VSS_AP14	AW34
AP15	VSS_AP15	AW36
AP24	VSS_AP24	AW7
AP27	VSS_AP27	AW17
AP30	VSS_AP30	AW23
AP36	VSS_AP36	AW26
AP4	VSS_AP4	AW27
AP5	VSS_AP5	AW30
AR11	VSS_AR11	AW7
AR14	VSS_AR14	AW7
AR16	VSS_AR16	B24
AR18	VSS_AR18	B26
AR19	VSS_AR19	B28
AR20	VSS_AR20	B30
AR21	VSS_AR21	B32
AR22	VSS_AR22	B34
AR23	VSS_AR23	B36
AR24	VSS_AR24	B4
AR27	VSS_AR27	B6
AR30	VSS_AR30	B8
AR31	VSS_AR31	C4
AR32	VSS_AR32	C6
AR33	VSS_AR33	C12
AR34	VSS_AR34	C14
AR35	VSS_AR35	C16
AR36	VSS_AR36	C18
AR37	VSS_AR37	C19
AR38	VSS_AR38	C21
AR39	VSS_AR39	C22
AR40	VSS_AR40	C23
AR5	VSS_AR5	C36
AT1	VSS_AT1	C37
AT10	VSS_AT10	C38
AT11	VSS_AT11	C39
AT12	VSS_AT12	C40
AT13	VSS_AT13	C41
AT14	VSS_AT14	C42
AT15	VSS_AT15	C43
AT16	VSS_AT16	C44
AT17	VSS_AT17	C45
AT18	VSS_AT18	C46
AT19	VSS_AT19	C47
AT20	VSS_AT20	C48
AT21	VSS_AT21	C49
AT22	VSS_AT22	C50
AT23	VSS_AT23	C51
AT24	VSS_AT24	C52
AT25	VSS_AT25	C53
AT26	VSS_AT26	C54
AT27	VSS_AT27	C55
AT28	VSS_AT28	C56
AT29	VSS_AT29	C57
AT30	VSS_AT30	C58
AT31	VSS_AT31	C59
AT32	VSS_AT32	C60
AT33	VSS_AT33	C61
AT34	VSS_AT34	C62
AT35	VSS_AT35	C63
AT36	VSS_AT36	C64
AT37	VSS_AT37	C65
AT38	VSS_AT38	C66
AT39	VSS_AT39	C67
AT40	VSS_AT40	C68
AT41	VSS_AT41	C69
AT42	VSS_AT42	C70
AT43	VSS_AT43	C71
AT44	VSS_AT44	C72
AT45	VSS_AT45	C73
AT46	VSS_AT46	C74
AT47	VSS_AT47	C75
AT48	VSS_AT48	C76
AT49	VSS_AT49	C77
AT50	VSS_AT50	C78
AT51	VSS_AT51	C79
AT52	VSS_AT52	C80
AT53	VSS_AT53	C81
AT54	VSS_AT54	C82
AT55	VSS_AT55	C83
AT56	VSS_AT56	C84
AT57	VSS_AT57	C85
AT58	VSS_AT58	C86
AT59	VSS_AT59	C87
AT60	VSS_AT60	C88
AT61	VSS_AT61	C89
AT62	VSS_AT62	C90
AT63	VSS_AT63	C91
AT64	VSS_AT64	C92
AT65	VSS_AT65	C93
AT66	VSS_AT66	C94
AT67	VSS_AT67	C95
AT68	VSS_AT68	C96
AT69	VSS_AT69	C97
AT70	VSS_AT70	C98
AT71	VSS_AT71	C99
AT72	VSS_AT72	C100
AT73	VSS_AT73	C101
AT74	VSS_AT74	C102
AT75	VSS_AT75	C103
AT76	VSS_AT76	C104
AT77	VSS_AT77	C105
AT78	VSS_AT78	C106
AT79	VSS_AT79	C107
AT80	VSS_AT80	C108
AT81	VSS_AT81	C109
AT82	VSS_AT82	C110
AT83	VSS_AT83	C111
AT84	VSS_AT84	C112
AT85	VSS_AT85	C113
AT86	VSS_AT86	C114
AT87	VSS_AT87	C115
AT88	VSS_AT88	C116
AT89	VSS_AT89	C117
AT90	VSS_AT90	C118
AT91	VSS_AT91	C119
AT92	VSS_AT92	C120
AT93	VSS_AT93	C121
AT94	VSS_AT94	C122
AT95	VSS_AT95	C123
AT96	VSS_AT96	C124
AT97	VSS_AT97	C125
AT98	VSS_AT98	C126
AT99	VSS_AT99	C127
AT100	VSS_AT100	C128
AT101	VSS_AT101	C129
AT102	VSS_AT102	C130
AT103	VSS_AT103	C131
AT104	VSS_AT104	C132
AT105	VSS_AT105	C133
AT106	VSS_AT106	C134
AT107	VSS_AT107	C135
AT108	VSS_AT108	C136
AT109	VSS_AT109	C137
AT110	VSS_AT110	C138
AT111	VSS_AT111	C139
AT112	VSS_AT112	C140
AT113	VSS_AT113	C141
AT114	VSS_AT114	C142
AT115	VSS_AT115	C143
AT116	VSS_AT116	C144
AT117	VSS_AT117	C145
AT118	VSS_AT118	C146
AT119	VSS_AT119	C147
AT120	VSS_AT120	C148
AT121	VSS_AT121	C149
AT122	VSS_AT122	C150
AT123	VSS_AT123	C151
AT124	VSS_AT124	C152
AT125	VSS_AT125	C153
AT126	VSS_AT126	C154
AT127	VSS_AT127	C155
AT128	VSS_AT128	C156
AT129	VSS_AT129	C157
AT130	VSS_AT130	C158
AT131	VSS_AT131	C159
AT132	VSS_AT132	C160
AT133	VSS_AT133	C161
AT134	VSS_AT134	C162
AT135	VSS_AT135	C163
AT136	VSS_AT136	C164
AT137	VSS_AT137	C165
AT138	VSS_AT138	C166
AT139	VSS_AT139	C167
AT140	VSS_AT140	C168
AT141	VSS_AT141	C169
AT142	VSS_AT142	C170
AT143	VSS_AT143	C171
AT144	VSS_AT144	C172
AT145	VSS_AT145	C173
AT146	VSS_AT146	C174
AT147	VSS_AT147	C175
AT148	VSS_AT148	C176
AT149	VSS_AT149	C177
AT150	VSS_AT150	C178
AT151	VSS_AT151	C179
AT152	VSS_AT152	C180
AT153	VSS_AT153	C181
AT154	VSS_AT154	C182
AT155	VSS_AT155	C183
AT156	VSS_AT156	C184
AT157	VSS_AT157	C185
AT158	VSS_AT158	C186
AT159	VSS_AT159	C187
AT160	VSS_AT160	C188
AT161	VSS_AT161	C189
AT162	VSS_AT162	C190
AT163	VSS_AT163	C191
AT164	VSS_AT164	C192
AT165	VSS_AT165	C193
AT166	VSS_AT166	C194
AT167	VSS_AT167	C195
AT168	VSS_AT168	C196
AT169	VSS_AT169	C197
AT170	VSS_AT170	C198
AT171	VSS_AT171	C199
AT172	VSS_AT172	C200
AT173	VSS_AT173	C201
AT174	VSS_AT174	C202
AT175	VSS_AT175	C203
AT176	VSS_AT176	C204
AT177	VSS_AT177	C205
AT178	VSS_AT178	C206
AT179	VSS_AT179	C207
AT180	VSS_AT180	C208
AT181	VSS_AT181	C209
AT182	VSS_AT182	C210
AT183	VSS_AT183	C211
AT184	VSS_AT184	C212
AT185	VSS_AT185	C213
AT186	VSS_AT186	C214
AT187	VSS_AT187	C215
AT188	VSS_AT188	C216
AT189	VSS_AT189	C217
AT190	VSS_AT190	C218
AT191	VSS_AT191	C219
AT192	VSS_AT192	C220
AT193	VSS_AT193	C221
AT194	VSS_AT194	C222
AT195	VSS_AT195	C223
AT196	VSS_AT196	C224
AT197	VSS_AT197	C225
AT198	VSS_AT198	C226
AT199	VSS_AT199	C227
AT200	VSS_AT200	C228
AT201	VSS_AT201	C229
AT202	VSS_AT202	C230
AT203	VSS_AT203	C231
AT204	VSS_AT204	C232
AT205	VSS_AT205	C233
AT206	VSS_AT206	C234
AT207	VSS_AT207	C235
AT208	VSS_AT208	C236
AT209	VSS_AT209	C237
AT210	VSS_AT210	C238
AT211	VSS_AT211	C239
AT212	VSS_AT212	C240
AT213	VSS_AT213	C241
AT214	VSS_AT214	C242
AT215	VSS_AT215	C243
AT216	VSS_AT216	C244
AT217	VSS_AT217	C245
AT218	VSS_AT218	C246
AT219	VSS_AT219	C247
AT220	VSS_AT220	C248
AT221	VSS_AT221	C249
AT222	VSS_AT222	C250
AT223	VSS_AT223	C251
AT224	VSS_AT224	C252
AT225	VSS_AT225	C253
AT226	VSS_AT226	C254
AT227	VSS_AT227	C255
AT228	VSS_AT228	C256
AT229	VSS_AT229	C257
AT230	VSS_AT230	C258
AT231	VSS_AT231	C259
AT232	VSS_AT232	C260
AT233	VSS_AT233	C261
AT234	VSS_AT234	C262
AT235	VSS_AT235	C263
AT236	VSS_AT236	C264
AT237	VSS_AT237	C265
AT238	VSS_AT238	C266
AT239	VSS_AT239	C267
AT240	VSS_AT240	C268
AT241	VSS_AT241	C269
AT242	VSS_AT242	C270
AT243	VSS_AT243	C271
AT244	VSS_AT244	C272
AT245	VSS_AT245	C273
AT246	VSS_AT246	C274
AT247	VSS_AT247	C275
AT248	VSS_AT248	C276
AT249	VSS_AT249	C277
AT250	VSS_AT250	C278
AT251	VSS_AT251	C279
AT252	VSS_AT252	C280
AT253	VSS_AT253	C281
AT254	VSS_AT254	C282
AT255	VSS_AT255	C283
AT256	VSS_AT256	C284
AT257	VSS_AT257	C285
AT258	VSS_AT258	C286
AT259	VSS_AT259	C287
AT260	VSS_AT260	C288
AT261	VSS_AT261	C289
AT262	VSS_AT262	C290
AT263	VSS_AT263	C291
AT264	VSS_AT264	C292
AT265	VSS_AT265	C293
AT266	VSS_AT266	C294
AT267	VSS_AT267	C295
AT268	VSS_AT268	C296
AT269	VSS_AT269	C297
AT270	VSS_AT270	C298
AT271	VSS_AT271	C299
AT272	VSS_AT272	C300
AT273	VSS_AT273	C301
AT274	VSS_AT274	C302
AT275	VSS_AT275	C303
AT276	VSS_AT276	C304
AT277	VSS_AT277	C305
AT278	VSS_AT278	C306
AT279	VSS_AT279	C307
AT280	VSS_AT280	C308
AT281	VSS_AT281	C309
AT282	VSS_AT282	C310
AT283	VSS_AT283	C311
AT284	VSS_AT284	C312
AT285	VSS_AT285	C313
AT286	VSS_AT286	C314
AT287	VSS_AT287	C315
AT288	VSS_AT288	C316
AT289	VSS_AT289	C317
AT290	VSS_AT290	C318
AT291	VSS_AT291	C319
AT292	VSS_AT292	C320
AT293	VSS_AT293	C321
AT294	VSS_AT294	C322
AT295	VSS_AT295	C323
AT296	VSS_AT296	C324
AT297	VSS_AT297	C325
AT298	VSS_AT298	C326
AT299	VSS_AT299	C327
AT300	VSS_AT300	C328
AT301	VSS_AT301	C329
AT302	VSS_AT302	C330
AT303	VSS_AT303	C331
AT304	VSS_AT304	C332
AT305	VSS_AT305	C333
AT306	VSS_AT306	C334
AT307	VSS_AT307	C335
AT308	VSS_AT308	C336
AT309	VSS_AT309	C337
AT310	VSS_AT310	C338
AT311	VSS_AT311	C339
AT312	VSS_AT312	C340
AT313	VSS_AT313	C341
AT314	VSS_AT314	C342
AT315	VSS_AT315	C343
AT316	VSS_AT316	C344
AT317	VSS_AT317	C345
AT318	VSS_AT318	C346
AT319	VSS_AT319	C347
AT320	VSS_AT320	C348
AT321	VSS_AT321	C349
AT322	VSS_AT322	C350
AT323	VSS_AT323	C351
AT324	VSS_AT324	C352
AT325	VSS_AT325	C353
AT326	VSS_AT326	C354
AT327	VSS_AT327	C355
AT328	VSS_AT328	C356
AT329	VSS_AT329	C357
AT330	VSS_AT330	C358
AT331	VSS_AT331	C359
AT332	VSS_AT332	C360
AT333	VSS_AT333	C361
AT334	VSS_AT334	C362
AT335	VSS_AT335	C363
AT336	VSS_AT336	C364
AT337	VSS_AT337	C365
AT338	VSS_AT338	C366
AT339	VSS_AT339	C367
AT340	VSS_AT340	C368
AT341	VSS_AT341	C369
AT342	VSS_AT342	C370
AT343	VSS_AT343	C371
AT344	VSS_AT344	C372
AT345	VSS_AT345	C373
AT346	VSS_AT346	C374
AT347	VSS_AT347	C375
AT348	VSS_AT348	C376
AT349	VSS_AT349	C377
AT350	VSS_AT350	C378
AT351	VSS_AT351	C379
AT352	VSS_AT352	C380
AT353	VSS_AT353	C381
AT354	VSS_AT354	C382
AT355	VSS_AT355	C383
AT356	VSS_AT356	C384
AT357	VSS_AT357	C385
AT358	VSS_AT358	C386
AT359	VSS_AT359	C387
AT360	VSS_AT360	C388
AT361	VSS_AT361	C389
AT362	VSS_AT362	C390
AT363	VSS_AT363	C391
AT364	VSS_AT364	C392
AT365	VSS_AT365	C393
AT366	VSS_AT366	C394
AT367	VSS_AT367	C395
AT368	VSS_AT368	C396
AT369	VSS_AT369	C397
AT370	VSS_AT370	C398
AT371	VSS	




LITE-ON TECHNOLOGY CORP.			
Title			
11. Blank			
Size	Document Number		Rev
C	JC184/JC186		A01
Date:	Tuesday, April 23, 2013	Sheet	11 of 62







LITE-ON TECHNOLOGY CORP.			
Title			
13. Blank			
Size	Document Number		Rev
C	JC184/JC186		A01
Date:	Tuesday, April 23, 2013	Sheet	13 of 62





Boot Device	GPIO51	SATA1GP
LPC	0	0
RSVD	1	0
Reserved	0	1
SPI	1	1



37 S_CLKIN_CLK_WLAN#
37 S_CLKIN_DATA_WLAN#
37 S_CLKIN_RST_WLAN#







ME_PWROK Enable Circuit







ID5	ID3	ID2	ID1	ID0	SKU
1	1	1	1	1	LI
1	1	1	1	0	LC

SATA LED Circuit












CLEAR CMOS



Jumper	Type
Dummy	Default
Pop	CLR_CMOS







BATTERY CIRCUIT




PCH DPWROK


Operation voltage: 1.6~5.5V




+5V DUAL SUS ACK




DSW CONTROL SIGNAL



CAD NOTE : PLACE RESISTORS NEAR XDP HEADER





HDMI high speed signal level shift



CAD Note : Please place 680 ohm component as short as passable (to bridge the antenna effect)

HDMI other signal level shift




DP & HDMI co-lay Connector





DisplayPort Interoperability


Input	Function
OE	S
L	L
L	H
H	X



Aux Channel Control




CAD Note : Please place ESD component close to DP connector




CAD Note : Please place Common Choke component close to DP & HDMI connector

V DDSP C DP 0 DP DR	C667	0.1 uF	L 0402 16 V	DPC TX0 DP
V DDSP C DP 0 DN DR	C668	0.1 uF	L 0402 16 V	DPC TX0 DN
V DDSP C DP 1 DP DR	C671	0.1 uF	L 0402 16 V	DPC TX1 DP
V DDSP C DP 1 DN DR	C680	0.1 uF	L 0402 16 V	DPC TX1 DN
V DDSP C DP 2 DP DR	C675	0.1 uF	L 0402 16 V	DPC TX2 DP
V DDSP C DP 2 DN DR	C674	0.1 uF	L 0402 16 V	DPC TX2 DN
V DDSP C DP 3 DP DR	C679	0.1 uF	L 0402 16 V	DPC TX3 DP
V DDSP C DP 3 DN DR	C678	0.1 uF	L 0402 16 V	DPC TX3 DN


HPD PASS GATE -
Pass gate to prevent
back-drive when sink
device is on and
PCH is powered
down

[illegible]



Input		Function
OE	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect



DP_0_DP C34 0.1uF 0402 16V L V DSSP C DP 0 DP DRI
DP_0_DN C35 0.1uF 0402 16V L V DSSP C DP 0 DN DRI
DP_1_DP C36 0.1uF 0402 16V L V DSSP C DP 1 DP DRI
DP_1_DN C37 0.1uF 0402 16V L V DSSP C DP 1 DN DRI
DP_2_DP C63 0.1uF 0402 16V L V DSSP C DP 2 DP DRI
DP_2_DN C64 0.1uF 0402 16V L V DSSP C DP 2 DN DRI
DP_3_DP C66 0.1uF 0402 16V L V DSSP C DP 3 DP DRI
DP_3_DN C67 0.1uF 0402 16V L V DSSP C DP 3 DN DRI

[illegible]


DPC_DETEC
L : Connect to Display Port or No Connection
H : Connect to Dongle




LITEON®

[illegible]

Date: Tuesday, April 23, 2013 Sheet 29 of 62






NUVOTON:
SR64, SC676, SC33, SR55-->I
R1583, C975, C1008, SR54-->NI

ST:
SR64, SC676, SC33, SR55-->NI
R1583, C975, C1008, SR54-->I

TPM


```
Option for H81
L:Q87 Install
M:Q87 NI for H81
```




BADD	SELECTION
0	EEh - EFh
1	7Eh - 7Fh

' 1 ' - Pin is left open.
' 0 ' - pin is pulled down.





Base Address
EE / EF









	IT8732	IT8733
Pin54	GP77/KS05	PECI/AMDTSI_D
Pin55	PECI/AMDTSI_D	USBSW2_DM






Rear Side USB (ODD+ Internal)



NOTE:
L:Q87 Install ,H81 NI








NOTE:
Option for Q87 AND H81
L:USB3.0 For Q87
M:USB2.0 for H81




5V_DUAL_DISABLE#	H	H	L	L
SLP_S4#	H	L	H	L
+5V_USB_P4_EN	H	H	H	L

Discharge

FRONT USB3.0 Charger x 1





ILIM_HI	20.5K	2.5A
ILIM_LO	47.5K	1.1A




CTL1	CTL2	CTL3	ILIM_SEL	Charging Mode	Current Limit Setting	TPS2543 STATUS Output (active low)
						off
0	0	0	0	Discharge	NA	off
0	0	0	1	Discharge	NA	off
0	0	1	0	DCP / auto	ILIM_HI	off
0	0	1	1	DCP / auto	I _{OS_FW} & ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾
0	1	0	0	SDP	ILIM_LO	off
0	1	0	1	SDP	ILIM_HI	off
0	1	1	0	DCP / auto	ILIM_HI	off
0	1	1	1	DCP / auto	ILIM_HI	DCP load present ⁽³⁾
1	0	0	0	DCP / Shorted	ILIM_LO	off
1	0	0	1	DCP / Shorted	ILIM_HI	off
1	0	1	0	DCP / Divider1	ILIM_LO	off
1	0	1	1	DCP / Divider1	ILIM_HI	off
1	1	0	0	SDP	ILIM_LO	off
1	1	0	1	SDP	ILIM_HI	off
1	1	1	0	SDP ⁽⁴⁾	ILIM_LO	off
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	CDP load present ⁽⁵⁾

2543_CLT3	H	H	L	L
SLP_S4#	H	L	H	L
2543_EN	H	H	H	L


WIFI CARD





MSATA




CHASSIS/CPU/PSU FAN








CONTROLLER 1 SERIAL ATA 0 (3.0) - PRIMARY MASTER _ DARK BLUE

SATA SATA0





SATA Power






PCH_VRMPWRGD




5V_DUAL Bleed off circuit




5V_USB Bleed off circuit

DESIGN NOTE:THESE CIRCUITS ARE USED TO BLEED OFF 1.5V DDR




+1_5V_DDR Bleed off circuit



5V & 3.3V Bleed off circuit


POWER BUTTON & LED

POWER BUTTON




P6 HEADER	Color	Functoin
3 PIN	G	PWR
4 PIN	G	HDD
5 PIN	G	WiFi
6 PIN	G	BT

Id = 25mA @ 2.8V (SPEC)
Id = (5V-2.8V) / 100ohm = 22mA
0.1W (For Current limit R)




ALL PARTS ON THIS SHEET ARE NOT FOR PRODUCTION.

SM Bus




G Sensing



Temperature Sensing


Current Mode







CAD NOTE : Place MLCC Close to Thermal Diode

Acceptable Transistor Component
ST Micro: MMBT3904
ON Semiconductor: MMBT3904LT1
Fairchild Semiconductor: MMBT3904FSCT







Debug port





CPU HEATSINK_HOLE




FAN DUCT




For Impedance Test




E7 differential 5/7 (85ohm) for USB2.0,USB3.0 for Layer1
 E8 differential 4/5 (85ohm) for DMI , FDI ,SATA,USB for Layer4
 E9 differential 6.5/4 (68ohm) for MEMORY for Layer4
 E10 differential 4/10 (100ohm) for LAN for Layer6




E11 single 4 for Layer 1
 E12 single 4 for Layer 4
 E13 single 9.5 (34ohm) for Layer 4
 E14 single 6.5 (42ohm) for Layer 4



LITE-ON TECHNOLOGY CORP.			
Title			
48. Blank			
Size	Document Number		Rev
C	JC184/JC186		A01
Date:	Tuesday, April 23, 2013	Sheet	48 of 62



+5V_DUAL
 Temp. Max. DC: 9.4A
 OCP: 14.72A
 FSW:300KHz



EN
 HIGH: EN
 LOW: DIS
 25 ISL62392_EN1

+3.3V_DUAL
 Temp. Max. DC: 3.4503A
 OCP: 12.56A
 FSW:300KHz

$$V_{out} = 0.6 * (1 + R1/R2) = 5.1V$$

$$V_{out} = 0.6 * (1 + R3/R4) = 3.318V$$

FCCM	Level(Efficiency Mode)
<0.8V	Low(DCM enabled)
1.9V~2.1V	Float (audio filter enabled)
>2.4v	Hign(forced CCM)







FIGURE 30. SYMMETRIC LAYOUT GUIDE



+12V





+12V
 Temp. Max. DC: 0.7A
 OCP: 4.3A


$$V_O = V_{FB} (1 + (R_1 / R_2))$$

$$V_{FB} = 0.8$$

$$V_O = 12.05V$$




+1 5V DDR



OCP		
L=	1	uH
DCR=	3.5	m ohm
Ioc=	30	A
Csen=	27.21088	nF
Rocset=	10.5	K ohm
Ro=	10.5	K ohm


FSEL=>Pull this pin directly to GND for 300kHz.

check TINY SCH




+1_05V_PCH

+1_05V_PCH
Vin: +1_5V_DDR
Vout: +1_05V_PCH(1.05V)
Imax: 5.295A
EN: +1_5V_CORE High
U17 Pd: 2.7W
Inrush current: 0.163A




+1_5V_PCH


+1_5V_PCH
Vin: +1_5V_DDR
Vout: +1_5V_PCH(+1.5V)
Imax: 0.183A
EN: +1_5V_CORE_CTL_G High
U25 Pd: 2.7W



+5V_USB




Close to each fuse



CAD NOTE: Place Around the Input Power Connectors

+1_05V_ME



$$V_{out} = (1 + R1/R2) \times 0.8 = 1.05V$$

+1_05V_ME

Vin: +3_3V_DUAL
Vout: +1_05V_ME (+1.05V)
Imax: 0.67A
Pd: 2W

The decoupling should be placed as close as possible to the processor power pins.

Signal	Usage	When Sampled	Comment
SPKR (S_SPKR_OUT)	No Reboot	Rising edge of PWROK	Set pull down. The signal has weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode
GPI062 / SUSCLK (SUSCLK_GP62)	PLL On-Die Voltage Regulator Enable	Rising edge of RSMRST#	Set pull high. This has a weak internal pull-up Note: The internal pull-up is disabled after RSMRST#
GPI055	Top-Block Swap Override	Rising edge of PWROK	Set pull high. The signal has weak internal pull-up . If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode
INTVRMEN (S_INTVRMEN)	Integrated V VRM Enable / Disable	Always	Set pull high. Integrated VRMS is enabled when INTVRMEN is sampled high
GPI051	Boot BIOS Strap Bit[1] BBS[1]	Rising edge of PWROK	This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-up.
GPI019 / SATA1GP	Boot BIOS Strap Bit[0] BBS[0]	Rising edge of PWROK	This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-up.
GPI053	ESI Strap (Server/Workstation Only)	Rising edge of PWROK	Set pull high. This Signal has a weak internal pull-up.Tying this strap low configures DMI for ESI compatible operation.
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	Rising edge of PWROK	reserve pull up If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default) If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.
GPI036 (CLEAR_CMOS#)	RSVD	Rising edge of PWROK	Set pull high. This signal has a weak internal pull-down.
GPI037 / SATA3GP (GPI0_37)	TLS Confidentiality	Rising edge of PWROK	Set pull high. This signal has a weak internal pull down. TLS CONFIDENTIALITY DISABLE LOW:DISABLE
DDPB_CTRLDATA (V_DDPB_CTRLCLK)	PORT B Detected	Rising edge of PWROK	When '1'- Port B is detected; When '0'- Port B is not detected. This signal has a weak internal pull-down.
DDPC_CTRLDATA (V_DDPC_CTRLDATA)	PORT C Detected	Rising edge of PWROK	When '1'- Port C is detected; When '0'- Port C is not detected. This signal has a weak internal pull-down.
DDPD_CTRLDATA (V_DDPD_CTRLDATA)	PORT D Detected	Rising edge of PWROK	When '1'- Port D is detected; When '0'- Port D is not detected. This signal has a weak internal pull-down.
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	Always	If strap is sampled high, the Integrated Deep Sx Well (DSW) On-Die VR mode is enabled.
GPI036 / SATA2GP (CLEAR_CMOS#)	Reserved	Rising edge of PWROK	This signal has a weak internal pull-down. NOTES: 1. The internal pull-down is disabled after PLTRST# deasserts. 2. This signal should not be pulled high when strap is sampled.
GPI08 (IGE_EN#)	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull-up. NOTES: 1. The internal pull-up is disabled after RSMRST# deasserts. 2. This signal should not be pulled low when strap is sampled.

PCH GPIO TABLE				
GPIO	Signal Name	Power Well	In/Out	Tiny II
GPIO_0	BMBUSY- GPIO0	VCC3	IN	SIO_SC1#
GPIO_1	TACH1_GPIO1	VCC3	IN	BRD_ID1
GPIO_2	PIRQE- GPIO2	VCC3	IN	SIO_SC11#
GPIO_3	PIRQF- GPIO3	VCC3	IN	SIO_SC12#
GPIO_4	PIRQG- GPIO4	VCC3	NATIVE	GPIO_4(NO USE 8K2 PU)
GPIO_5	PIRQH- GPIO5	VCC3	NATIVE	GPIO_5(NO USE 8K2 PU)
GPIO_6	TACH2_GPIO6	VCC3	IN	BRD_ID0
GPIO_7	TACH3_GPIO7	VCC3	IN	DP_C_DET#
GPIO_8	GPIO8	SB3V	IN	IGE_EN#
GPIO_9	OC5- GPIO9	SB3V	NATIVE	OC5#_R_1011(NO USE 8K2 PU)
GPIO_10	OC6- GPIO10	SB3V	OUT	OC6#_R_1213 (NO USE 8K2 PU)
GPIO_11	SMBALERT- GPIO11	SB3V	IN	SIO_PME#
GPIO_12	LAN_PHY_PWR_CTRL_GPIO12	DSW	NATIVE	L_LAN_DISABLE#
GPIO_13	DA_DOCK_RST- GPIO13	SB3V	OUT	PCH_GPIO13_PU(NO USE 10K PU)
GPIO_14	OC7- GPIO14	SB3V	IN	OC7#_R_1415 (NO USE 8K2 PU)
GPIO_15	GPIO15	SB3V	IN	PCH_GP15_STRAP(NO USE 4.7K PU)
GPIO_16	SATA4GP_GPIO16	VCC3	NATIVE	MSATA_DET_GPIO16
GPIO_17	TACH0_GPIO17	VCC3	IN	BRD_ID3
GPIO_18	PCIECLKRQ1- GPIO18	VCC3	IN	PCH_GP18 (NON USE 10K PD)
GPIO_19	SATA1GP_GPIO19	VCC3	IN	SATA1GP (10K PU/STRAP PIN)
GPIO_20	PCIECLKRQ2- GPIO20_SMI-	VCC3	OUT	MINIPE_WY_DISABLE#_2
GPIO_21	SATA0GP_GPIO21	VCC3	IN	THRM_ID1
GPIO_22	SCLOCK_GPIO22	VCC3	IN	GPIO_22 (NON USE 10K PU)
GPIO_23	LDRQ1- GPIO23	VCC3	NATIVE	GPIO_23(NON USE)
GPIO_24	GPIO24	SB3V	IN	H_SKTOCC#
GPIO_25	PCIECLKRQ3- GPIO25	SB3V	OUT	MINIPE_WY_DISABLE#_1
GPIO_26	PCIECLKRQ4- GPIO26	SB3V	IN	GP26_PD (NON USE 10K PD)
GPIO_27	GPIO27	DSW	IN	LANWAKE_R_N
GPIO_28	GPIO28	SB3V	OUT	PW_LED#
GPIO_29	SLP_WLAN- GPIO29	DSW	NATIVE	PCH_GPIO29_PU(NON USE 10K PU)
GPIO_30	SUSWARN- SUSPWRNACK_GPIO30	SB3V	NATIVE	SUSWARN#
GPIO_31	ACPRESENT_GPIO31	DSW	OUT	SUS_LED#
GPIO_32	GPIO32	VCC3	OUT	TPM_CLKRUN (NON USE)
GPIO_33	DOCKEN- GPIO33	VCC3	IN	PCH_GP33 (NON USE 10K PD)
GPIO_34	GPIO34	VCC3	IN	BRD_ID2
GPIO_35	GPIO35_NMI-	VCC3	IN	USB_DET#
GPIO_36	SATA2GP_GPIO36	VCC3	IN	CLEAR_CMOS#(STRAP PIN)
GPIO_37	SATA3GP_GPIO37	VCC3	IN	GPIO_37 (STRAP PIN)
GPIO_38	SLOAD_GPIO38	VCC3	IN	GPIO_38(NON USE 10K PU)
GPIO_39	SDATAOUT0_GPIO39	VCC3	IN	GP39_GFX_CRB_DETECT
GPIO_40	OC1- GPIO40	SB3V	NATIVE	USB_OC_REAR_23#
GPIO_41	OC2- GPIO41	SB3V	NATIVE	USB_OC_REAR_45#
GPIO_42	OC3- GPIO42	SB3V	OUT	MINIPE_WY_DISABLE#
GPIO_43	OC4- GPIO43	SB3V	NATIVE	USB_OC_REAR_69# (NON USE 8.2K PU)
GPIO_44	PCIECLKRQ5- GPIO44	SB3V	OUT	BAT_LED#
GPIO_45	PCIECLKRQ6- GPIO45	SB3V	IN	PRT_DET#
GPIO_46	PCIECLKRQ7- GPIO46	SB3V	OUT	TPM_DISABLE#
GPIO_48	SDATAOUT1_GPIO48	VCC3	IN	COM_AB_DET#
GPIO_49	SATA5GP_GPIO49	VCC3	IN	NON USE 10K PU
GPIO_50	GPIO50	VCC3	OUT	GPIO_50
GPIO_51	GPIO51	VCC3	NATIVE	GPIO_51 (STRAP PIN)
GPIO_52	GPIO52	VCC3	IN	COM_A_DET#
GPIO_53	GPIO53	VCC3	IN	NON USE (STRAP PIN)
GPIO_54	GPIO54	VCC3	IN	GPIO_54 (NON USE 8.2K PU)
GPIO_55	GPIO55	VCC3	NATIVE	NON USE (STRAP PIN)
GPIO_57	GPIO57	SB3V	IN	NON USE 10K PU
GPIO_58	SML1CLK_GPIO58	SB3V	NATIVE	SMLINK1_CLK
GPIO_59	OC0- GPIO59	SB3V	NATIVE	USB_OC_FRONT_01#
GPIO_60	SMLDALERT- GPIO60	SB3V	IN	SMB0_ALERT#
GPIO_61	SUS_STAT- GPIO61	SB3V	NATIVE	TPM_LPC_PD#
GPIO_62	SUSCLK_GPIO62	SB3V	NATIVE	SUSCLK_GP62 (STRAP PIN)
GPIO_63	SLP_S5- GPIO63	SB3V	NATIVE	TP (NO USE)
GPIO_64	CLKOUTFLEX0_GPIO64	VCC3	NATIVE	TP (NO USE)
GPIO_65	CLKOUTFLEX1_GPIO65	VCC3	NATIVE	LPC_MINI_MSATA
GPIO_66	CLKOUTFLEX2_GPIO66	VCC3	NATIVE	TP (NO USE)
GPIO_67	CLKOUTFLEX3_GPIO67	VCC3	NATIVE(ITE) GPO(nuvoton)	CK_48M_SIO
GPIO_68	TACH4_GPIO68	VCC3	IN	LC_SENSE
GPIO_69	TACH5_GPIO69	VCC3	IN	THRM_ID2
GPIO_70	TACH6_GPIO70	VCC3	IN	PCH_GP70_PU
GPIO_71	TACH7_GPIO71	VCC3	IN	BRD_ID5
GPIO_72	GPIO72	DSW	OUT	PCH_GP72_PU (NON USE 1K PU)
GPIO_73	PCIECLKRQ0- GPIO73	SB3V	IN	GP73_PD(NON USE 10K PD)
GPIO_74	SML1ALERT- PCHHOT- GPIO74	SB3V	NATIVE	PCH_GP74_PU(NON USE 10K PU)
GPIO_75	SML1DATA_GPIO75	SB3V	NATIVE	SMLINK1_DATA

SIO IT8733F GPIO TABLE		
GPIO	Signal Name	Tiny II
GPIO_10(PIN84)	PCIRST3#/GP10	DP_ESIO (PU SB3V)
GPIO_11(PIN34)	PCIRST2#/GP11	+19V_VIN_CTL_SIO (PU SB3V)
GPIO_12(PIN33)	PCIRST1#/GP12	(NO USE)
GPIO_13(PIN32)	PWROK1/GP13	SIO_PWRGD_3V
GPIO_14(PIN31)	VCORE_ENPCH_C1/GP14	SMLINK1_CLK
GPIO_15(PIN3)	PCIRSTIN#/CIRTX2/GP15/CPU_PG	SIO_SCI2# (PU +3.3V)
GPIO_16(PIN2)	5VSB_CTRL#/CIRRX2/GP16	SIO_SCI1# (PU +3.3V)
GPIO_17(PIN28)	RI2#/GP17	RI2-
GPIO_20(PIN27)	CTS2#/GP20	CTS2-
GPIO_21(PIN26)	DCD2#/GP21	DCD2-
GPIO_22(PIN25)	SCK/GP22	SIO_SCK
GPIO_23(PIN24)	SI/GP23	SIO_SI
GPIO_24(PIN23)	RTS2#/GP24	RTS2-
GPIO_25(PIN22)	DSR2#/GP25	DSR2-
GPIO_26(PIN21)	SOUT2/GP26	SOUT2-
GPIO_27(PIN20)	SIN2/GP27	SIN2-
GPIO_30(PIN19)	ATXPG/GP30	PWRGD_PS
GPIO_31(PIN18)	PWMOUT / GP31 / USBPWREN2#	SIO_CHR_USBPWREN (PU SB3V)
GPIO_32(PIN17)	DPWROK/GP32	SIO_GP32(NO USE)
GPIO_33(PIN16)	SUSACK#/GP33	SIO_PIN16_EC(4.7K PD)
GPIO_34(PIN15)	SUSWARN#/GP34	(NO USE)
GPIO_35(PIN14)	FAN_TAC4/GP35	INT1_G_SIO
GPIO_36(PIN13)	FAN_CTL3/GP36	INT2_G_SIO
GPIO_37(PIN12)	FAN_TAC3/GP37	SIO_PIN12(NO USE 4.7K PU)
GPIO_40(PIN79)	3VSB5W#/GP40	ME_CNTL
GPIO_41(PIN78)	PWROK2/GP41	SIO_SC#
GPIO_42(PIN76)	PSON#/GP42	SIO_PSON#
GPIO_43(PIN75)	PANSWH#/GP43	SIO_PB_IN
GPIO_44(PIN72)	PWRON#/GP44	PWRBTN_OUT#
GPIO_46(PIN66)	D_RX0/SMBCLK2/GP46/IRRX	SIO_RTCX2
GPIO_47(PIN65)	D_TX0/SMDAT2/GP47	SIO_RTCX1
GPIO_50(PIN48)	SO/GP50	SIO_SO
GPIO_51(PIN11)	FAN_CTL2/GP51	(NO USE)
GPIO_52(PIN10)	FAN_TAC2/GP52	SIO_PIN10(NO USE 4.7K PU)
GPIO_53(PIN77)	SUSC#/GP53	SLP_S4#
GPIO_54(PIN73)	PME#/GP54/USBPWREN1#	SIO_PME#
GPIO_55(PIN85)	RSMRST#/CIRRX1/GP55	RSMRST_N_SIO
GPIO_56(PIN83)	MCLK/GP56	2543_CLT1 (PU SB3V)
GPIO_57(PIN82)	MDAT/GP57	2543_EN (PU SB3V)
GPIO_60(PIN81)	KCLK/GP60	2543_CLT3 (PU SB3V)
GPIO_61(PIN80)	KDAT/GP61	CHARGER_OC_SIO# (PU SB3V)
GPIO_62(PIN45)	KRST#/GP62	KBRST#
GPIO_63(PIN6)	SLP_SUS#/VLDT_EN/GP63	5V_DUAL_DISABLE#
GPIO_70(PIN113)	KSI0/GP70/PD0	PD0
GPIO_71(PIN114)	KSI1/GP71/PD1	PD1
GPIO_72(PIN115)	JP1/KSO0/GP72/PD2	PD2
GPIO_73(PIN116)	KSO1/GP73/PD3	PD3
GPIO_74(PIN117)	KSO2/GP74/PD4	PD4
GPIO_75(PIN118)	KSO3/GP75/PD5	PD5
GPIO_76(PIN119)	KSO4/GP76/PD6	PD6
GPIO_77(PIN120)	KSO5/GP77/PD7	PD7
GPIO_85(PIN64)	IO_SC#/GP85/SMBDAT0	APS_I2C_DATA
GPIO_86(PIN63)	GP86/SMBCLK0	APS_I2C_CLK

X02 to X04 09292012

- (1) Page 29, Add DP port C redriver IC and schematic.
- (2) Page 40, Connect J33 pin 19,20,21,23 to GND
- (3) Page 20, Switch LPC_MINI_MSATA from 33M port 3 to port 0
Switch C_PCI_SB from 33M port 0 to port 2
Switch CK_33M_SIO from 33M port 2 to port 3
Switch C_PCIE_LAN1(+/-) from SRCCLK port 5 to port 2
Switch C_PCIE1_1(+/-) from SRCCLK port 4 to port 1
- (4) Page 15, Switch GLAN_RXP/N from PCIe port 6 to port 3
Switch GLAN_TXP/N from PCIe port 6 to port 3
- (5) Page 33, Add Y2, C58, C61, R190 for SIO Xtal 32.768K
- (6) Page 33, Switch INT1_G_SIO from SU41 pin 63 to pin 14
Switch INT2_G_SIO from SU41 pin 64 to pin 13
Switch APS_I2C_DATA from SU41 pin 65 to pin 64
Switch APS_I2C_CLK from SU41 pin 66 to pin 63
Connect SIO_RTCX1 to SU41 pin 65
Connect SIO_RTCX2 to SU41 pin 66

X04 10012012A

- (1) Page 20, Remove R1598,R1599 for WiFi layout routing.
- (2) Page 14, Remove TP302,TP303,TP304,TP305 for layout routing.
Page 15, Remove TP306,TP307,TP308,TP309 for layout routing.
Page 23, Remove TP348 for layout routing.

X04 10012012B

- (1) Page 20, Remove R1662,R1663,R1656,R1657 for DP(ck505 reserved)
- (2) Page 4, add C1069 for PLTRST_CPU# signal have no-monotonic after power up
- (3) Page 51, change SR565 to 24.9k to delay +3.3V
- (4) Page 33, add C1072 for PCH_PLT_RST# signal(SU35 side) have no-monotonic after power up.
- (5) Page 38, add C1073 for PCH_PLT_RST# signal(MSATA side) have no-monotonic after power up.
- (6) Page 17, add SC715 for PWRGD_DRAM signal have no-monotonic after power down.
- (7) Page 33, change SR703 to 1k for VCCST_PWRGD and PCH_PWROK signal Voltage less than 3.3v.
change SR719 to 1 to NI for PCH_DPWROK signal have a step after power up.
- (8) Page 31, add C1071 for PCH_PLT_RST# signal(Lan side) have no-monotonic after power up.
- (9) Page 43, Rework R1592 pull high from 3.3V_DUAL to +3.3V for S_PCH_SYSPWROK signal have a step after power up.
- (10) Page 4, change SR333,SR336,SR340 to NI for H_PROCHOT# signal have a step after power up and power down.
- (11) Page 4, add C1070 for PWRGD_CPU signal have no-monotonic after power up and power down.
- (12) Page 33, remove TP43 and Add SR1271 pull high toSIO_SB3V for ME disable,
P17 add R1665,R1666,Q436 for ME_CNTL SCH

X04 10032012

- (1) Page 20, Switch LPC_MINI_MSATA from 33M port 0(U2G-AV5) to GPIO65 (U2G-AT9)
- (2) Page 15, Switch PCIE_RXP5/N5 from PCIe port 5 to port 4
Switch PCIE_TXP5_R/N5_R from PCIe port 5 to port 4
- (3) Page 36, change EC64 from 560uf DIP to SMT component for ME concern
- (4) Page 17, change R1648 to NI and switch pull high from +3V3 to 3V3_DUAL
- (5) Page 50, change C908 from NI to 1uF, and R1368 from 0 ohm to 4.7K ohm
Page 31, change SR636 from 220 ohm to 2K ohm for LAN 3.3V pwr on sequency
- (6) Page 55, change SR793 SR795 from 2K to 2.05K 1%(DDR_VTT)
- (7) Page 43, modify PCH_VRMPWRGD circuit
- (8) Page 36, modify USB Charger CTL1, CTL2, CTL3, EN, ILIM
Page 33, modify SIO connect to Charger IC pin CTL1, CTL2, CTL3, EN
- (9) Page 36, remove U84(ESD) for layout routing.
Change SU42 from Semtech to Amazing vendor
- (10) Page 42, Change VGA ESD from 7 pcs Semtech to 2 pcs Amazing vendor, footprint from 0402 to SOT23-6

X04 10052012

- (1) Page 53, Vcore controller circuit,Change R1300,R1301,C853,R1306,R1310,R1316,R1313,R1309 and install R1395 to 6.04k
- (2) Page 54, Vcore output ,EC60,EC61,EC62 to NI
- (3) Page 55, +1.5V_DDR, Change SR796,SR794,SR797,SR798
- (4) Page 36, USB Charger,R1343 change to 47.5k ohm
- (5) Page 30, Audio, Change D46,D47,D48,D49,D50,D51(pop noise)
- (6) Page 34, Internal USB Change ESD U21
- (7) Page 36, USB Charger Change ESD SU42
- (8) Page 42, VGA ESD Change ESD U32,U33
- (9) Page 30, AUDIO, R137 Change to 10ohm ,Remove SC658,add R1677 to 820 ohm for HD BUS (A_Z_SDOUT & A_Z_SDIN2)

X04 10062012

- (1) Page 15&Page 17, NET NAME FROM PCIE_RXN5/ PCIE_RXP5 CHANGE TO PCIE_RXN4/PCIE_RXP4
FROM PCIE_TXN5_R/ PCIE_TXP5_R CHANGE TO PCIE_TXN4_R/ PCIE_TXP4_R
- (2) Page 17, Switch MINIPE_W_DISABLE# 2 FROM GPIO57 TO GPIO20.
Switch PCH_GPIO20_PU FROM GPIO20 TO GPIO57(PCH_GPIO57_PU).
ADD GPIO25 R1652 10k PU (MINIPE_W_DISABLE#_1) for MSATA USE.

X04 10082013

- (1) Page 33, SR708 NI to I , SR728 change to 100K for SIO
- (2) Page 33, add SR1274 4.7k PD for SIO FW DET
- (3) Page 54, add SC722,SC723,SC724,SC725,SC726,SC727,SC728,SC729,SC730,SC731,SC732,SC733,SC734,SC735,SC736,SC737,SC738,SC739 to NI for VCC_CPU,Remove SC678,SC679,SC683,SC684,SC685,SC686,SC687,SC688,SC689,SC690 for VCC_CPU
- (4) Page 8, add SC740,SC741,SC742,SC743,SC744,SC745,SC746,SC747,SC748,SC749,SC750 to NI for 1.5V_DDR,
- (5) Page 55, add C1079 for VTT_DDR
- (6) Page 50, change U9,U10,U11,U12 MOSFET for 5V_DUAL ,3.3V_DUAL

X04 10092012

- (1) Page 4, Move SC10 to CPU side for PWRGD_DRAM.
- (2) Page 17, change C56 to 12pF,C57 to 15pF for 32.768KHz XTAL
- (3) Page 29, SR30 to NI for redriver IC, add DP port C switch schematic.

X04 10112012

- (1) Page 26, SXDP1 schematic change to NI
- (2) Page 30, change SC655,SC656 to 100pF for MONO_OUT

X04 10122012

- (1) Page 4, R1264 to NI for thermal test (VR_ALERT#_R)

X04 10162012

- (1) Page 30, change SR1245 to NI,SR1246 to I for MONO_OUT
- (2) Page 49, change SR863 to 619k ohm,SR834 change to 34.8k ohm for Power meter SCH.
- (3) Page 32, Change SU9 from Nuvoton to ST vendor
SR64,SC676,SC33,SR55-->NI
R1583,C975,C1008,SR54-->I

X04 10172012

- (1) Page 53, R1294 to NI for H_PROCHOT#

X04 to X05 10192012

- (1) Page 53, R1306 change to 1.47k,R1309 change to 102k,R1316 change to 130 ohm, add SR1276 4.7M PD for IMON
- (2) Page 37, J7 37PIN add SR1275 0ohm(NI) PD for WiFi card

X05 11022012

- (1) Page 33, remove SR843,SR846,SR732,SR735,SR736,SR737 for SIO (USB Port4)
Add R1671 33ohm for EC SPI damping.
Change SU41 symbol Ver: BX to CX

X05 11072012

- (1) Page 33& P49 , add Adapter_DET SCH (SR9,SR10,SD8,SC2,R10,R11),Change SR708 to NI for Adapder_DET(SIO pin95)
- (2) Page 30, change SR1245 to I, SR1246 to NI for MONO_OUT
- (3) Page 29, change SR69 to NI for DP redriver
- (4) Page 47, del LTCT1, add ISN, add LTCT2 to NI,add @J8 for table.
- (5) Page 35& 43, change U85,U86,U87 Vender to DII

X05 11082012

- (1) Page 31 , change L7 footprint

X05 11092012

- (1) Page 34 , move D60 close to P7, change D59 symbol for ESD
- (2) Page 40 ,del SR668,SR671,SR667,SR683,SR670,SR680,SR681,SR682, add SC100-SC116 470 pF for Print port SCH
- (3) Page 54 , add STC1,STC2,STC3 to NI for VCORE
- (4) Page 33 , add SC751 0.1uF for SIO
- (5) Page 36 , change D24 symbol for ESD
- (6) Page 34 , change D60 symbol, C1055 to I for ESD

X05 11122012

- (1) Page 34&36 , add C1097,C1098,C1099,C1100 0.1uF for EMI/EMC.
- (2) Page 53 , change net PS0N# to SLP_S3#_CTRL for Sequence(VR_EN to VR_Ready timing fai)
- (3) Page 43 , SC718 change to 0.22uF, R1599 change to 330K ohm, C1074 change to 0.47uF, SC49 change to I for Sequence (SYS_PWROK have a pulse before power up at G3 to S0 mode)
- (4) Page 51 ,Change SR565 to 20K ohm for Sequence(Vboot ramp to VR_READY timing fail at S0 to S5 mode, G3 to S5), SR27 change to 8.06 Kohm for Sequence (3.3v than 5v fast after power up at G3 to S5 mode)

X05 11132012

- (1) Page 30 , add workaround SCH for AUDIO.
- (2) Page 18 , Change SC633 from 1uf to 10uF for DC power(The V_1P5_DAC_FB_R signal have glitch when change screen under windows OS. Test results very margin)
- (3) Page 35 , change D5,D56,D57 symbol for ESD
- (4) Page 33&49 , SR730,SR731,SR839,SR841 Tolerance from 1% change to 0.5%
- (5) Page 8&54 , change SC723,SC727,SC731,SC735,SC739,SC722,SC726,SC730,SC734,SC738,SC740,SC742,SC744,SC746,SC748,SC750,SC749to I,C869, C887,C881,C876,C883,C879,C871,C889,C1003,C998,C1005,C1006 to NI for CPU noise

X05 11202012

- (1) Page 35 , R962 from PU +5V_DUAL change to +3.3V_DUAL for SIO POWER WELL
- (2) Page 33 , SC716,SC717 change vender to WALSIN
- (3) Page 54 , add @L52 co-lay for Vcore output (+19V_MAIN IN)

X06 11282012

- (1) Page 42 , add D62 for VGA BLUE signal for TVS,modify U33 pin1 & pin3 (BLUE parallel) need change layout for TVS.
- (2) Page 16 , SR585 change to I for KBRST#

X06 11292012

- (1) Page 31 , change J8(RJ45) to non surge connect
- (2) Page 53 , change R1316 to 150ohm, R1306 to 1.6K ohm,R1309 to 1.07Kohm, SR1276 to 8.2M for VCORE
- (3) Page 50 , change R1375,R1383 to 22.1K ohm, R1376,R1384 to 18.7K ohm, C192 to 0.018uF,C193 to 0.022uF for +5V_DUAL / +3.3V_DUAL

X06 11302012

- (1) Page 30 , modify audio Sleeve / Ring2 SCH

X06 12032012

- (1) Page 53 , change R1306 to 1.87K ohm for VCORE CONTROLLER,add SC752 for +VTT_CPU Power
- (2) Page 49 , del SC3,SC4,C964,C965,C966,C967, add EC66,EC67 for +19V_MAIN
- (3) Page 54 , dChange SC651,SC652,SC653,SC654 to NI,del STC2,STC3 for VCORE OUTPUT

LITE-ON TECHNOLOGY CORP. 			
Title			
61. Change List			
Size	Document Number	Rev	
C	JC184/JC186	A01	
Date:	Tuesday, April 23, 2013	Sheet	61 of 62

X06 12042012

- (1) Page 43&P51 , add SR1277,SR1278,SQ85 for VccCore have No-Monotonic after power down at S0 to S5 mode
(2) Page 33 , add SC753 for IMON_SIO
(3) Page 49 , add (co-lay) C962,C963,C964,C965,C966,C967, change EC66,EC67 to DIP type for +19V_MAIN
(4) Page 17 , modify ME_disable sch (add R1678)

X06 12052012

- (1) Page 50/54/55 , change C864,C865,C919,C920,C873,C874,C921,C945,C102,C25,C110,C111 C48,C49,SC553,C52,SC562,SC668,C53 vendor for CPU noise
(2) Page 29 , add R1679 0ohm to NI for redriver sch

X06 12062012

- (1) Page 55 , change SR795 to 1K ohm for +1_5V_DDR
(2) Page 26 , change SR626,SR629 to I,@J21(1-3)I,@J20(1-3)1, J21,J20 to NI for SPI ROM SCH.
(3) Page 29 , change SC593,SC594,SC626,SC701,SC702,SC703,SC704,SC705,SC706,SC707,SC708, SC709,SC710,SC712,SC713,SC714,SR19,SR20,SR21,SR22,SR30,SR34,SR35,SR36,SR67,SR68,SR70, SU2,C962,C963,Q118,R20,R21 to C30,C31,C32,C33,C34,C35,C36,C37,C38,C61,C62,C63,C64,C65, C66,C67,R45,R46,R47,R48,R49,R50,R51,R52,R53,R54,R55,U1,SC3,SC4,SQ1,SR1,SR2 (Redriver IC from bottom side move to top side)
(4) Page 26&P31 , change C56 to 15pF for Y1 32.768k crystal (PCH), SC462 to 27pF for SY1 25MHz crystal (LAN)

X06 12072012

- (1) Page 30 , change R1677 to I, R1676 to NI for audio noise(G3 mode)

X07 12172012

- (1) Page 18 , change netname, from PCH_GP71_PU change to BRD_ID5
(2) Page 40 , change SQ77 vendor, from DII change to PANJIT

X07 12242012

- (1) Page 49 , SC573 change to NI,SC572 change to 10nF for 19V_MAIN OCP issue with Battery BOX.
(2) Page 53 , R1314 change to 7.5Kohm for L17 thermal protection point.
(3) Page 30&47 , add R1680 0ohm for Digital GNDand analog GND,add R1681 0ohm for FAN DUCT to GND.

X07 12262012

- (1) Page 32 , SU9 change symbol to ST33ZP24AR28PVSP (TPM)
(2) Page 55 , Q8,Q14 change Vender to NIKO

X07 01022013

- (1) Page 31 , change Foxconn RJ45 connect to JFM3811B-2104-4F (Return Loss)
(2) Page 36 , change USB charger IC to TP2546
(3) Page 30/42/45 , change Q28,Q29,Q31,SQ59,SQ60 to 2N7002KW
(4) Page 24 , change @E1(1-2) to H=6mm
(5) Page 25 , add PCH_RSMRST# Pull down SCH.

X07 01082013

- (1) Page 14~21,23 change PCH U2 sysmbol to DH82Q87 QE8X
(2) Page 31 , change SU10 LAN IC symbol to WGI217LM QQ4R

X07 01102013

- (1) Page 40, change SC106,SC107,SC108,SC109,SC110,SC113,SC114,SC115,SC116 to NI for PARALLEL PORT
(2) Page 42 , change C256,C259,,C262 to 1.5pF,D62 to NI for VGA

X07 01112013

- (1) Page 25, add SUSWARN# to SUSACT# Delay Circuit, R1036, R1034, R1038, R1041, R1044, R1048, C639, Q116, Q119, Q120 change to Stuff, R1047 change to 1M, add C682 1uF
(2) Page 17 , change R1560 to NI, for SUSWARN#, SUSACT# delay circuit
(3) Page 24 , change SR51 from 20K ohm to 22.1K ohm for RTCRST# delay

X07 01122013

- (1) Page 26 , change SR352 from 249 ohm to 1K ohm for CRB check
Page 4, Change R1621 from 1K to 10K ohm for CRB check

X07 01152013

- (1) Page 56 , change SR601 to NI for +1.05V_EN_CTL

X07 01162013

- (1) Page 26 , change @U6,@XU6 SPI ROM for support Quad IO

X07 01182013

- (1) Page 30&40 , change R1115,BZ301,D61 to NI, change D55 to 1K ohm,R37 to 560 ohm,R38 to 1Kohm for Buzzer Circuit
(2) Page 38 , change MASTA Circuit to NI.
(3) Page 37 , change SU31,SC489,SC491,SR1202,SR1203,SC334,SC490,SC492,C781,C782,C783,C784,C785,C786,C787,C788 to NI for 2 COM change to 1 COM.
(4) Page 40 , change SU38,SC599,SD3,J33,SR679,D54,SC100,SC101,SC102,SC103,SC104,SC105,SC111,SC112 to NI, for LPT Circuit

X07 01212013

- (1) Page 04 , change R1273 to 3.24K for VCCST_PWRGD

X07 01222013

- (1) Page 53 , change R1309 to 124k ohm for IMON

X07 01282013

- (1) Page 38 , change @J15 to NI for MSATA Stanad Off

X08 02012013

- (1) Page 38 ,add FB65,FB66 for Msata power option,change SR588,SC545,EC12 to pull MSATA_PWR
(2) Page 40 ,cahge R37, C41 to DGND
(3) Page 30 ,change Audio thermal pad to DGND.change SPK-OUT-L+/- trace width least 15mil
(4) Page 25 ,rename SQ87 to Q10,SR735 to R23,SR737 to R24

X08 02042013

- (1) Page P50/P54/P55, Change C25,C48,C49,C52,C53,C102,C110,C111,C846,C965,C873,C874,C919,C920,C921,C945, SC553,SC562,SC668 to standart MLCC for CPU noise

X08 02072013

- (1) Page P30, Del reserve Component D1 and D58 for Audio NI Function
(2) Page 38 , change MASTA Circuit to NI
(3) Page 43 , change SR659 form 300 Ohm to 100 Ohm to adjust LED Light to Meet Lenovo Request

X08 02192013

- (1) Page P30, Del reserve Component D2 for Audio NI Function
(2) Page P55, Change SR794,SR797 to 12.4K ohm 1% for +1_5V_DDR OCP

X08 02272013

- (1) Page P28, Change R1451,R1452,R1453,R1454,R1455,R1456,R1457,R1459 for HDMI Cost reduced level shifter designs has been updated to 470 ohms (follow 489996_2013WW08_SHB_DT_Denlow_Workstation_MOW_Rev_1_0)
(2) Page P49, change SR863 to 634K ohm,SR834 to 30.9K ohm for Power Meter adjust test function.

A01 03072013

- (1) Page 38 , change MASTA Circuit to NI.
(2) Page 53 , R1314 change to 12.1Kohm for L17 thermal protection point.
(3) Page 26/33/46, Change U6,XU6,XU7,SR650,J19,C241 to NI for MP non use.

A01 03202013

- (1) Page 17/18/21/26 , change C59,SC47,SC481,SC575,SC634 from Y5V to X7R
(2) Page 30,Base on Lenovo request to change AUDIO JACK
(3) Page 14~23/31 , Rplace Intel PCH and LAN chipset PN [U2&SU10 MFGP/N] for MP

A01 03212013

- (1) Page P47, change @Q313 housing Vendor[temperature better than origan]

A01 03252013

- (1) Page P29, Del reserve DP switch SCH for DP Cable NI Function
(2) Page 17, change R1666,R1678,Q436 to NI for ME disable SCH
(3) Page 46, change J9,C241,SR650 to I for Debug Port
(4) Page 24, change E2,R257 to NI for S_RTCRST

A01 03272013

- (1) Page 46, change SR650 from 0ohm to 100ohm 1% for Debug Port
(2) Page 43, change SR651 from 120ohm to 47ohm for 3.3V Bleed off circuit have monotonic
(3) Page 25, change SC607 to NI,SR696 200Kohm to 33K ohm for DPWROK sequence fail when AC power Off

A01 03282013

- (1) Page 44, change SR659 from 100ohm to 1K ohm,SR660,SR661,SR662 from 300ohm to1K for LED light adjust

A01 03292013

- (1) Page 55, change SC664,SC663 from Y5V to X7R
(2) Page 53, change C858,C918,SC646 from Y5V to X7R
(3) Page 37, change C642,SC670 from Y5V to X7R
(4) change C14;C60;C176;C182;C241;C514;C894;C896;C901;C902;C1009;C1027;C1049;C1053;C1067;C1068;SC1;SC148;SC154;SC176;SC178; SC192;SC193;SC194;SC195;SC203;SC205;SC225;SC226;SC231;SC232;SC254;SC255;SC256;SC257;SC281;SC282;SC291;SC328;SC329;SC330; SC331;SC503;SC505;SC515;SC516;SC548;SC549;SC550;SC551;SC574;SC576;SC590;SC602;SC349 from Y5V to X7R

A01 04032013

- (1) Page 44, change SR659,SR660,SR661,SR662 from 1k to 330 ohm for LED light adjust

A01 04092013

- (1) Page 33, change SC716,SC717 18pF to 12pF for SY3 32.768k crystal (SIO)

A01 04112013

- (1) Page 4, change U27,R1619,Q336 to NI

A01 04122013

- (1) Page 29, change DP solution, U1 vender to TI, SR69 to 0.1uF,SR33,SR65 to NI,R52 to 10K ohm.

A01 04162013

- (2) Page 43, change SR651 from 47 ohm to 120 ohm for 3.3V Bleed off circuit have monotonic